Jump to content

lflactio

Members
  • Posts

    3
  • Joined

  • Last visited

Everything posted by lflactio

  1. Great! Thank you so much. Lionel
  2. Hi, I need to convert this old VIs library done in LV 4.0 to a newer version 8.5.x or higher I will apreciate any kind of help. Thank you in advance, Lionel Dg4.llb
  3. Hi, I need to generate 4 synchronized clocks, namely : - pixel_clk, pulsed - line_clk, pulsed - frame_clk, pulsed - gate_clk, toggle with a high level corresponding in a multiple of pixel_clk I have 2 PCI cards(6115, 6713) with 2 counters on each card. The cards are already linked and configured for using RTSI bus. The idea is to generate: - a pixel_clk counter at the frequency f1 from the onboard clock and then send it on RTSI0 - a line_clk counter at the frequency f2 from the RTSI0 clock and then send it on RTSI1 - a frame_clk counter at the frequency f3 from the RTSI0 clockand then send it on RTSI2 - a gate_clk counter at the frequency f4 from the RTSI0 clock and then send it on RTSI3 I will need clues and tips to do that. I am always facing errors... Anyone has any idea? Thank you, Lionel
×
×
  • Create New...

Important Information

By using this site, you agree to our Terms of Use.