Jump to content

configuring FPGA compile server


souske

Recommended Posts

QUOTE (souske @ Apr 7 2008, 09:16 AM)

Is it possible to configure FPGA Compile Server in such a way that it would omit the tests at the end of the compiling process?

Regards

souske

I don't know of any methods for omiting the tests at the end of the compile process, nor would I want to even if it were possible. The tests ensure that the FPGA code generated is valid from a timing perspective. Using code that didn't pass those tests could produce unpredictable results.

Link to comment

Join the conversation

You can post now and register later. If you have an account, sign in now to post with your account.

Guest
Unfortunately, your content contains terms that we do not allow. Please edit your content to remove the highlighted words below.
Reply to this topic...

×   Pasted as rich text.   Paste as plain text instead

  Only 75 emoji are allowed.

×   Your link has been automatically embedded.   Display as a link instead

×   Your previous content has been restored.   Clear editor

×   You cannot paste images directly. Upload or insert images from URL.

×
×
  • Create New...

Important Information

By using this site, you agree to our Terms of Use.