Paschoeto

I develope a VI that implement a logical circuit, and exists inside this VI that represnts a time response limit, i need acquire state this response limite while this execute inside the master VI not only this stop and return to VI master, how i can to do this? Thank you.