Jump to content


  • Posts

  • Joined

  • Last visited

About Dan_Mc

  • Birthday April 30

Profile Information

  • Gender

LabVIEW Information

  • Version
    LabVIEW 2015
  • Since

Dan_Mc's Achievements


Newbie (1/14)



  1. Problem understanding FPGA PID VI The integral and derivative actions of PID do not seem to track equations shown in documentation. Derivative – PV set using triangle wave 0 – 10 – 0 at approx. 1 Hz the derivative of PV should alternate between +20 v/s and -20 v/s. The PID output maxes out at +/- 1 when Kd is set to 128. (Kp = Ki = 0.) Based on documentation the PID output should be +/- 20 when Kd = 1, and then 20*128 = 2560 when Kd = 128. Not sure why the effective gain is so small. Integral – The error is set by setting SP = constant = 10, and varying PV using triangle signal noted above. The error is then a triangle that varies from +10 to 0, again over ½ second. The integral, therefore, should be varying from +2.50 to -2.50 over the complete cycle. Issue 1: The integral effect on PID output does not change sign when error integral goes negative. It appears that there is some absolute value function that only allows positive integral action regardless of error integration. Likewise, if Ki is set to negative number the integral PID action only goes in negative direction. This implies that as the PV crosses over the SP level the integral action will keep adding to PID output that will then drive PV further past SP. Issue 2: Unlike the derivative effective small gain, the effective integral gain is very large. With the Ki set to the smallest number available using FP 16.8, (approx. .0039). the PID output varies from 0 – 12.5 with the actual integral varying from -2.5 to +2.5. Not sure why the effective gain is so large.
  2. Under VI properties we set scale all objects on front panel as the window resizes, the icons do change their size but the font stays the same size. Is there a way that the font will change with the icon size?
  3. Opening and closing config files as a binary file but using the config VI’s to sort and Perce them. I was told this can be done any one know how?
  4. Study the sample tests and there content. I passed mine but the CLD was easier.
  5. Ni WEEK on LinkedIn http://www.linkedin....&trk=anet_ug_hm
  6. Currently they are using Corelis HW/SW to write to it And green hills to read it It appears something is wrong when we reed it back The chip is configured as 2 16 bit chips in parallel. They are thinking to switch to Ni hardware and LabVIEW software and looking for a starting point to get started at.
  7. I need to write and read to a Spansion S29PL127J Simultaneous-Read/Write Flash Memory chip. Any pointers?
  8. I'm not an architect yet, I fix outer peoples programs and write small to medium size VI's, mostly DAQ and Control systems.
  9. No, But I play one on TV.
  10. I think I passed the CLD test at NI week, any suggestions ongetting ready for the CLA ?
  • Create New...

Important Information

By using this site, you agree to our Terms of Use.