ensegre Posted 5 hours ago Report Posted 5 hours ago So I have been given this monster FPGA project to patch. The main target VI is a monster with a BD of 9034x10913px, with 72 different loops . Yes there is some documentation an comments, but that does not really cut it. The logic uses I haven't counted how many tens or hundreds of different FIFOs and memory locations, read and written by this or that loop of the hyerarchy. Why, Why, don't I have a"Find all instances" for FIFOs , like there is for VIs, to navigate them? Quote
Recommended Posts
Join the conversation
You can post now and register later. If you have an account, sign in now to post with your account.