Jump to content

saji87

Members
  • Content Count

    1
  • Joined

  • Last visited

Community Reputation

0

About saji87

  • Rank
    One hit wonder!

LabVIEW Information

  • Version
    LabVIEW 2012
  • Since
    2014
  1. I am having trouble realising an FIR filter in Spartan 3E XUP board. I have succesfully compiled the FPGA VI generated from "Generate IP" (However, IP Builder sub menu is not existing this board in Project explorer as given in FPGA IP bulider tutorial). The FPGA Vi wil be running in SCTL receiving FXP data elements. But an array of data is required for the filtering to happen. How to do this without DMA FIFO as the board supports only Target scoped FIFO?
×
×
  • Create New...

Important Information

By using this site, you agree to our Terms of Use.