Jump to content

KWaris

Members
  • Content Count

    61
  • Joined

  • Last visited

Everything posted by KWaris

  1. I am in a bit of dilemma here: I need to have a multiplot cursor, so my choice is mixed graph I need to select a plot by clicking on a plot which I had achieved using get plot at pos invoke node for the xy graph- although only with the support from the geniuses on lava forums . Unfortunately, such invoke node or property node does not exist for mixed graph. Now I am only allowed to choose one out of these two graphs for my application. Can I have a multiplot for xy graph or a property/invoke node with the likes of 'getplotatpos' for mixed graphs ? Best Regards K Waris
  2. Savitzky Golay Point by Point filter is not only filtering the noise but also smoothening the curve. Wow! I had never known the filters in Labview Software working, today I have seen it. I am so glad
  3. My data being acquired from a displacement transducer updates well in real time on the standard waveform chart. However I noticed in properties>>plots that I could only select one of the following Interpolation of plot: 0-None, 1-Stepwise, 2-Linear, 3-Stepwise horizontal, 4-Stepwise horizontally centered, 5-Stepwise vertically centered. Is it possible to do cubic spline interpolation or the smooth update with the waveform charts? Many thanks
  4. I had never known that the controls inside the cluster contained in the 2d array were unavailable to be used in the Edit Event Handling for this case dialog box. So I just did my best to trigger the events for the boolean controls. Please see attached my attempt. I will be glad to know there is a better way to achieve this. Any ideas? Kind Regards Austin Triggering Events For Booleans in an Array.zip
  5. I have got a waveform chart which I am trying to design myself. It looks very simple so I tried to design it. I have added in the attached vi both waveforms. The Waveform A is the one which I would like to look like Waveform Chart B. Any ideas? Kind Regards Austin Customizing waveform chart.vi
  6. I have a requirement of displaying continuously the update of a signal against time. I have achieved this. Then ability to press a boolean pause button to pause the display which I have achieved this as well. Now I have been asked to allow putting the cursors on the chart so the delta between two points could be interrogated. I just vaguely looked at it and I am left wondering if this is achievable? I dont seem to be able to put cursors for a chart. It looks like these are only available for a graph. Is it possible to put cursors on a waveform chart? Many thanks Austin
  7. 'It is the integral term that dampens ringing and overshoot' When I started closed loop control, I started with the belief that P - controls the speed of the controller I - reduces the steady state error D - reduces the overshoot However in reality, after setting it all up, I found: When P was 1 -5, the system will overshoot and oscillate around the setpoint, Increasing it to 40 in my attached vi and giving it a small integral of 0.00000000003 reduced all oscillations and overshoot. And controller holds the output once the target setpoint is reached. Spot On, No issues. Derivative
  8. I haven't had a chance today to study in detail the frequency but it looks to me a 50 HZ signal. The signal range is +- 10V. Please find attached my PID vi. It doesn't have the deadband. I have modified NI standard express vi to achieve very low integral. My system wont respond to higher integrals. This datalogger is built into the same FPGA. I have also used an additional analogue output module and mounted on the electrical console some BNC connectors for my customer to use the external datalogger. Many Thanks PID.vi
  9. My customer wants the following. Turn the power to the pc on, the labview application loads up and FPGA starts streaming the data to the windows pc straight away. And they dont want the labview project, they want the .exe file. I developed the applicaton, however bypassed the RT controller for any digital I/O and used RT only for analogues. To stream RT from FPGA to RT, I used DMA FIFO and used Network stream to stream to windows. I did simple build, deploy and run as start up. 3 years done, it still works a treat. Bingo! Now I need to design a control application for the same customer and
  10. I am nearly there. I designed an FPGA based PID closed loop control system, did all the scaling for the raw volts signals to make sense to my customer. Its works beautifully well as long as we see it working as a machine. But as soon as we put a 10kHZ datalogger to see the feedback and controller output, we start seeing an unstable control system. By bit of investigation, we found that putting this unstable controller output to the actuator unit could damage it. The cause of this unstability is the noise on the Temposonic Linear LVDT. I can see continuous fluctation when at position zero from
  11. The Event Structure are designed and used USUALLY to respond to the user interface actions. You can although use the timeout case for detecting hardware digital inputs. It may not therefore be suitable in this context. Can you detect the hardware in your setup as it stands now. Can you just wire a simple boolean indicator, change the stage of your digital input and see the response. Is so then just wire the simple case structure to the same wire which wires to the boolean indicator showing your digital input, Put an increment function inside the true case and the use shift register to count
  12. Stripping the block diagrams? Please advise how to achieve it.
  13. The initialization vi only calls UDP Open in the Initialize Case, then iterate to the next state where it writes a telegram to the instrument then iterate to the next state to read the response. Its a while loop which iterates fifteen time unless the UDP read vi reads the data within the timeout period specified. It appears as if sometimes it reads this test telegram and sometimes the UDP read function fails to read it. As I have the error cluster wired up to all subvis, the subsequent code doesn't execute and the error flows through the error clusters. One thing which is slightly out of the
  14. Hello everybody. I developed the code, took me three months and turned out its very good. Does the job and customer very pleased as long as I am the first one to come up and turn the computer on. This is because I know a little secret to make my executable work. And that secret is to shut down the labview application, turn it back on, keep doing it until the computer establishes the communication based on UDP protocol with the instruments. This project is based on cRIO 9012 controller and 9112 FPGA chassis. Computer IP address: 192.168.0.180 Instrument A IP: 192.168.0.175 Instrument B IP:
  15. "Also, even if you could trigger a password later, there'd be nothing stopping your user from copying out the code form your diagram into another VI before the time limit expired" I am dealing with a customer who is different than the ones I had before. He likes to take all the block diagrams but refuse to pay once he has got all the code. If there is some kind of date trigger protection, next time he opens the block diagram, he may be prevented from seeing the block diagram. Just a thought! I am surprized this feature already does not exist. I dont think I could protect my code and get rew
  16. Could I programmatically prompt the user for a password to view the block diagram from 15 th of August and let them see it until then. Is it easy to break this passoword? Can they find the password out using some clever softwares? I am able to protect a vi using vi properties>>protection>>password protected. i would however like to however only enable it on 15th August. Any ideas?
  17. I could not get the snippet here. Tried to drag the .png file in my reply. It dint work. Any ideas? @Raviramesh, Try the above Simple Latch - unlatch.vi will work for you. i will try again to load the snippet
  18. Try this! Simple Latch - Unlatch.vi
  19. Strangely, I havent got them in distributed system managers anymore. I can see the IP address of my cRIO, then the Library containing the variables but nothing inside the library. I am only using 9012 controller with the total of 64 MB memory. The available is 12 MB after the installation of all the software add ons required for network variable communication and some others I required for example Network streams.
  20. Thanks all for valuable posts on this thread. Here is my problem. I am the begineer only on NSV. And I really want to get this right. I just designed a simple vi to stream the data from FPGA to RT and then to windows. By the way I am using CompactRIO with 9014 controller and 9114 chassis. Everything works find as long as its on development computer. I managed to also make the communciation works when running the windows video as an executable and RT executable set to " Run at Start up". However, as soon as I turned the CompactRIO off and turned it back again, the network shared variables s
  21. @Jgcode Thanks for your reply as you are quite an experienced labview engineer, would you mind commenting on the knowledge about NI technologies such as Active x controls, configuration files etc expected from a CLD examinee?
  22. Hello there. In the example problems available on the web, it looks like usually we are expected to load and save data into a file. When we are asked to save data in .csv file, is it acceptable to create a .txt file containing files seperated by comma? I think thats essentially what a .csv file is. However, if I just create a .txt file and change the extension to .csv, it becomes an excel file. I wonder if the extension has to be .csv or is it acceptable to have .txt file with the values seperated by comma Also in terms of the knowledge of the different technologies, what are we expected t
  23. I spent the whole day at work trying to work out some calculation and the simple fact that I dont know and could not find any literature on using x number of bits from a U64, I returned home with no results for today. Dear Experts Please help. I have on the machine an endat encoder to measure the speed in RPM of the shaft of a motor. I used manufacturers provided RT vi to acquire the position data. This is a 25 bit encoder so the RT vi position indicator gives a 25 bit value. This value is acquired using a U64 indicator. I found that only the most significant 25 bits are used from this U64
  24. Hello there I have been scratching my head all day thinking if its possible to trigger an event when vi is aborted using the Abort vi button on the toolbar. Couldn't really figure out what to do. Found abort vi method but it just aborts the vi if the part of the code containing this method is executed. Any ideas? Kind Regards Austin
  25. Hi James, I appreciate a great deal your time and valuable feedback. One thing I tried but could not get my head around: If I have an enum control with the items initialize, read, shutdown and I want to make the read default so when the constant of that enum is wired as an input to a vi, I could get away without wiring the constants and the vi will run the default case as default. Any thoughts on this? I will definitely take your advice and run the vi analyzer and find out the backward wires and start putting some more code in the block diagrams. Time is the biggest issue, I hope with c
×
×
  • Create New...

Important Information

By using this site, you agree to our Terms of Use.