Jump to content

Efim Sturov

Members
  • Content Count

    1
  • Joined

  • Last visited

Community Reputation

0

About Efim Sturov

  • Rank
    One hit wonder!
  1. Hello, everyone. Recently I came across one issue, that I solved within a couple of minutes in Simulink, but cannot crack for a couple of days in LabVIEW. It is a Rising integrator (model and plots from Simulink attached). Mod is the modulus function (i.e. remainder), the integrator reset is triggered by the external “Trigger” signal at 1 sec. After that, as you see the integrator generates a ramp signal. I was trying to represent the same behavior in FPGA LabVIEW in order to use it further on my cRIO. I’ve seen on the forum, that one of the most feasible solutions for the Quot
×
×
  • Create New...

Important Information

By using this site, you agree to our Terms of Use.