Jump to content

FPGA compilation is taking much longer than it did a few weeks ago


Sparkette

Recommended Posts

The last two times I tried to compile an FPGA VI it took a significantly longer time than it used to, and it never ended up compiling. I forgot what stage it got to the first time, but the second time it just stayed frozen on "Placing and routing" for a half an hour, so I cancelled it, because I figured something was wrong. It was a simple VI; similar VI's compiled in like 5 minutes or less. I hadn't compiled any FPGA VI's for a week or two in between, so I don't know what I could have done in that time that broke it.

Has anyone else had a problem like this / know how to fix it? Thanks.

Link to comment

Are you compiling it locally or via Cloud Compile?  I had that happen a few weeks ago - switched to local compile - for whatever reason it 'worked' then I switched back to Cloud Compile and it continued to work - no idea why - the code if anything is more complex than it was at that point and I'm no longer having issues (no matter where I compile).

Link to comment

I've seen it, actually happened in my CLED exam! but I don't have a great answer for it.

 

It's definately a compilation issue, Generally in this scenario I've either made a tiny change to force recompilation and it's enough to get around it. Other times I've had to slowly cut my VI in half to find an offending piece of code that's doing something wierd.

Link to comment

Now it's been stuck on Mapping; compile time is 00:25:37 and counting. It said something about a PlanAhead license expiring in -8 days; is this something that was speeding it up and now that it's expired it's taking longer? If so, can anyone recommend a good free alternative I can replace it with?

Link to comment

It's just some text in the Xilinx Log section of the compile progress window.

### Generate Xilinx IP (Generate Xilinx IP) ###

### Estimate Resources - PlanAhead (Estimate Resources - PlanAhead) ###

****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -10 day(s)
INFO: [Device 21-36] Loading parts and site information from D:/NIFPGA/programs/Xilinx14_7/PlanAhead/data/parts/arch.xml
Link to comment

It's just some text in the Xilinx Log section of the compile progress window.

 

### Generate Xilinx IP (Generate Xilinx IP) ###
<snip>
INFO: [Common 17-86] Your PlanAhead license expires in -10 day(s)
INFO: [Device 21-36] Loading parts and site information from D:/NIFPGA/programs/Xilinx14_7/PlanAhead/data/parts/arch.xml

 

Xilinx14_7?

 

Did you install that or did it come with your FPGA?

Edited by ShaunR
Link to comment

Join the conversation

You can post now and register later. If you have an account, sign in now to post with your account.

Guest
Reply to this topic...

×   Pasted as rich text.   Paste as plain text instead

  Only 75 emoji are allowed.

×   Your link has been automatically embedded.   Display as a link instead

×   Your previous content has been restored.   Clear editor

×   You cannot paste images directly. Upload or insert images from URL.

×
×
  • Create New...

Important Information

By using this site, you agree to our Terms of Use.