In FPGA VI an error cluster connection to a Boolean input causes crash

[WMassey]

CAR# 378165

LabVIEW Version 11.0.1f2

In a VI for a FPGA target, if an error cluster is wired to one input of an OR gate that has a Boolean wired to the other input, then in the "generate intermediate files" process that precedes the Xilinx bitfile generation, "stage 1 of 7" (analyzing VI hierarchy) will very repeatably crash while processing the VI. See attached PDF.

[Aristos Queue]

This CAR is noted as already fixed in LV 2012.

[asbo]

WMassey: I removed your attachment because it has your e-mail address in it.

[ansufrancis]

regarding labview fpga

i have a vi. i want to create labview fpga vi(bitfile).for this i hve opened new project and when i try to add target and devices there is no such thing. what should i do?

[Neville D]

Click on My Computer in your Project, and then select New>Targets and Devices.