Jump to content
WMassey

In FPGA VI an error cluster connection to a Boolean input causes crash

Recommended Posts

CAR# 378165

LabVIEW Version 11.0.1f2

In a VI for a FPGA target, if an error cluster is wired to one input of an OR gate that has a Boolean wired to the other input, then in the "generate intermediate files" process that precedes the Xilinx bitfile generation, "stage 1 of 7" (analyzing VI hierarchy) will very repeatably crash while processing the VI. See attached PDF.

Share this post


Link to post
Share on other sites

WMassey: I removed your attachment because it has your e-mail address in it.

Share this post


Link to post
Share on other sites
regarding labview fpga

i have a vi. i want to create labview fpga vi(bitfile).for this i hve opened new project and when i try to add target and devices there is no such thing. what should i do?

Share this post


Link to post
Share on other sites

Join the conversation

You can post now and register later. If you have an account, sign in now to post with your account.

Guest
Reply to this topic...

×   Pasted as rich text.   Paste as plain text instead

  Only 75 emoji are allowed.

×   Your link has been automatically embedded.   Display as a link instead

×   Your previous content has been restored.   Clear editor

×   You cannot paste images directly. Upload or insert images from URL.


×
×
  • Create New...

Important Information

By using this site, you agree to our Terms of Use.