Jump to content

Recommended Posts

I have a system that composed of

1- NI-cRIO9014

2- Chassis (cRIO-9104)

3- Three Mods. NI9215


The following are properties of my current FPGA


Target Class: cRIO-9104


FPGA Device Information:

   Family: Virtex-II

   Type: xc2v3000

   Speed Grade: -4

   Package: fg676


Compiler Information:  

   Version: Xilinx 10.1

   Xilinx Options in Build Specifications: Supported


Host Computer/FPGA Communication:

   Programmatic FPGA Interface Communication: Supported

   Interactive Front Panel Communication: Supported

   Number of Logical Interrupts: 32 


      Number of DMA Channels: 3 

      Multi-Element Access on Target: Not supported

      Peer-to-Peer Streaming: Not supported


Type: Target to Host - DMA

Control logic: Slice Fabric 



I am reading 12 Analog signals, I do not know what is the maximum value for Requested Number of Elements I can use?

The General page help says a size of 2^M-1, What is M?

Edited by Fathy
Link to comment

Join the conversation

You can post now and register later. If you have an account, sign in now to post with your account.

Reply to this topic...

×   Pasted as rich text.   Paste as plain text instead

  Only 75 emoji are allowed.

×   Your link has been automatically embedded.   Display as a link instead

×   Your previous content has been restored.   Clear editor

×   You cannot paste images directly. Upload or insert images from URL.

  • Create New...

Important Information

By using this site, you agree to our Terms of Use.